


# MS-7A40 Ver:10



- CPU:**  
AMD AM4
- System Chipset:**  
Promontory A320 / B350  
(Value DIY or System Builder)
- Main Memory:**  
DDR IV \* 2 MAX:64 GB
- VRM**  
IR35201 6+2
- On Board Chipset:**  
LPC Super I/O --NCT6795  
LAN RTL8111H  
Azalia CODEC - Realtek ALC887
- Expansion Slots:**  
From CPU  
PCI Express X16 Slot \* 1
- OCP IC:**  
RT9553

## FUSION BLOCK DIAGRAM




# AMD AM4

|   |                                |
|---|--------------------------------|
| 01 Block Diagram                                  | 36 EZ Debug LED                |
| 02 Cover Sheet                                    | 37 RTC Circuit / Moat Cap      |
| 03 FM4 DDR4 I/F                                   | 38 ATX/Front Panel             |
| 04 AM4 PCIE/SATAE                                 | 39 RT9553 CURRENT SENSE        |
| 05 AM4 Display/Audio                              | 40 ACPI uPI-5VDIMM&3VSB        |
| 06 AM4 SVI/ACPI/GPIO                              | 41 PWR Sequence                |
| 07 AM4 LPC/SPI/USB/CLK/STRAP                      | 42 CPU Power IR35201 6+2 Phase |
| 08 AM4 Power/RTC Power/ 09 AM4 GND                | 43 CPU PWR-CORE-IR3555-PH1~6   |
| 10,11 DDR4-DIMM CH-A/B                            | 44 CPU Power NB Phase 1-2      |
| 12,13 DDR4-POWER/GND                              | 45 CPU Power NB Switch/NCT3933 |
| 14 Promontory-PCIE/SATA/SATAE                     | 46 CPU Power 1P8V-MP2147       |
| 15 Promontory-USB/OC                              | 47 DDR Power-RT8231AGQW        |
| 16 Promontory-CLK/ACPI/GPIO                       | 48 CPU Power VDDP-NB685        |
| 17 Promontory-Power / 18 Promontory-GND           | 49 DDR PWR VPP25/VTT-MP2143    |
| 19 LAN-RLT 8111H                                  | 50 PM-NB671-1.05V/GS7133-2.5V  |
| 20 Audio ALC887-1                                 | 51 BOM Option                  |
| 21 Audio ALC887-2                                 | 52 Power Delivery              |
| 22 USB Rear PS2+USB2.0                            | 53 Power Sequence              |
| 23 USB Rear LAN+USB3.1 GEN1                       | 54 GPIO MAP                    |
| 24 USB Front Side                                 | 55 History                     |
| 25,26 USB 3.1 Gen2 redriver/USB 3.1 GEN2 TYPE A*2 |                                |
| 27 PCIE X16 SLOT                                  |                                |
| 28 HDMI Connector                                 |                                |
| 29 DP Connector                                   |                                |
| 30 SATA Connector                                 |                                |
| 31 M2_1   |                                |
| 32 M2_2(WIFI & BT)                                |                                |
| 33 SIO NCT6795                                    |                                |
| 34 CPU/SYS FAN Control TYPE K                     |                                |
| 35 6795 RGB LED                                   |                                |



































DIMM SLOT PN BY SPEC



## DDR VREF


(place resistors close to DIMMs)






## DDR VREF

(place resistors close to DIMMs)













| USB3.1              | USB2.0         | USB_OC   |
|---------------------|----------------|----------|
| USB_SSP_TX/RXP/N[0] | USB_HSDP/N[5]  | USB_OC0N |
| USB_SSP_TX/RXP/N[1] | USB_HSDP/N[0]  | USB_OC1N |
| USB3.0              | USB2.0         | USB_OC   |
| USB_SS_TX/RXP/N[0]  | USB_HSDP/N[10] | USB_OC2N |
| USB_SS_TX/RXP/N[1]  | USB_HSDP/N[11] | USB_OC3N |
| USB_SS_TX/RXP/N[2]  | USB_HSDP/N[6]  | USB_OC4N |
| USB_SS_TX/RXP/N[3]  | USB_HSDP/N[7]  | USB_OC5N |
| USB_SS_TX/RXP/N[4]  | USB_HSDP/N[8]  | USB_OC6N |
| USB_SS_TX/RXP/N[5]  | USB_HSDP/N[9]  | USB_OC7N |
|                     | USB_HSDP/N[11] | USB_OC7N |
|                     | USB_HSDP/N[2]  | USB_OC7N |
|                     | USB_HSDP/N[3]  | USB_OC7N |
|                     | USB_HSDP/N[4]  | USB_OC7N |
|                     | USB_HSDP/N[12] | USB_OC7N |
|                     | USB_HSDP/N[13] | USB_OC7N |

**AMD** AMD Confidential—Advance Information  
 AMD 300-Series Chipsets, "Promontory" Sub-Family 55553 Rev. 1.08 September 2016  
 Data Sheet


## Appendix C Port Mapping for Different Bus Models

| BUS Model | USB              |                               |  |               |
|-----------|------------------|-------------------------------|--|---------------|
|           | 3.1 Gen2 10 Gbps | 3.1 Gen1 5 Gbps               | 2.0                                      | Debug Port    |
| PROM4     | USB_SSP Port0~1  | USB_SS Port0~5                | USB_HSD Port0~13                         | USB_SSP Port0 |
| PROM2     | USB_SSP Port0~1  | USB_SS Port0~1                | USB_HSD Port0~5<br>USB_HSD Port10~13     | USB_SSP Port0 |
| PROM1     | USB_SSP Port0    | USB_SS Port0<br>USB_SSP Port1 | USB_HSD Port0~5<br>USB_HSD Port10, 12~13 | USB_SSP Port0 |

| BUS Model | SATA 3.0     | SATA Express  | PCI Express® Gen2 GPP      | PCI Express® CLK |
|-----------|--------------|---------------|----------------------------|------------------|
| PROM4     | SATA port0~3 | SATAE port0~3 | GPP lane0~7                | CLK0~7           |
| PROM2     | SATA port0~1 | SATAE port0~1 | GPP lane0~1<br>GPP lane4~7 | CLK0~1<br>CLK4~7 |
| PROM1     | SATA port0~1 | SATAE port0~1 | GPP lane4~7                | CLK4~7           |



Co-lay GPP\_RSTN Reset for meet FCH sequence. See 55553.



## BOM OPTION

|      |         |        |
|------|---------|--------|
| VCC3 |         |        |
| R522 | X 10K/4 | GPIO2  |
| R524 | X 10K/4 | GPIO3  |
| R526 | X 10K/4 | GPIO4  |
| R528 | X 10K/4 | GPIO5  |
| R530 | X 10K/4 | GPIO6  |
| R532 | X 10K/4 | GPIO7  |
| R534 | X 10K/4 | GPIO8  |
| R536 | X 10K/4 | GPIO9  |
| R538 | X 10K/4 | GPIO10 |
| R540 | X 10K/4 | GPIO11 |

**MSI**  
Link to the future  
**MICRO-START INTL CO.,LTD.**

File: **Promontory-CLK/ACPI/GPIO**

|        |                 |           |
|--------|-----------------|-----------|
| Size   | Document Number | Rev       |
| Custom | <b>MS-7A40</b>  | <b>10</b> |

Date: Friday, September 15, 2017 Sheet 16 of 55



GND

PROMONTORY


B350

# RTL8111H Giga LAN

3.3V@177.57mA




Remove pull-up R if R existence on motherboard  
(or SB has internal pull-up R).





Pin33: 4 via from top layer to GND layer  
and make the via at the center of IC.

Pull-up resistor RL9 required to either  
3.3V suspend or core rail depending on  
the power well of the PCH input CLKREQ# buffer.



PIN19:  
AMD platform connect to PCIE\_RST#,  
don't connect to A-RST#.  
INTEL platform connect to PLT\_RST#,

## LAN Connector



## 8111H POWER Consumption








|                 | 3.3V @ mA    | mW            |
|-----------------|--------------|---------------|
| 10 M Idle/TxRx  | 9.9/84.69    | 32.67/279.48  |
| 100 M Idle/TxRx | 48.11/92.44  | 158.76/305.05 |
| Giga Idle/TxRx  | 124.5/177.57 | 410.85/585.98 |
| ALDPS           | 5.50         | 18.15         |

## ESD Protect close to connector

D0G-0200529-A68  
D0G-0100619-I05



# Type B: ALC892/887



Close to Front panel  
For HDA/AC97 front cable.


Varistor --> cap for cost down  
D0G-2710510-I05  
D0G-2950500-S10  
Close to Jack

|   |                 |           |
|---|-----------------|-----------|
| <b>MSI</b><br><small>Micro-Start Intl Co., Ltd.</small><br><b>MICRO-START INTL CO.,LTD.</b> |                 |           |
| Title <b>Audio ALC887-1</b>   |                 |           |
| Size  | Document Number | Rev       |
| Custom  | <b>MS-7A40</b>  | <b>10</b> |
| Date: Friday, September 15, 2017  | Sheet 20 of 55  |           |




# Rear Line OUT De-POP circuit

De-pop circuit for Rear Line out & Front Headphone out)




Digital


Analog





**PS2+USB**





## USB Power



USB3.1 GEN1




LAN+USB





|           | CORETYPE1(A) | USB_PWR(B) | APU_USB_OC(Y) |
|-----------|--------------|------------|---------------|
| BR        | 0            | 0          | 0             |
| Act. Low  | 0            | 1          | 1             |
| SR        | 1            | 0          | 1             |
| Act. High | 1            | 1          | 0             |

Front USB2.0



Front USB3.1 GEN1





EQA/B are the selection pins for the equalization selection

| EQA/B | Equalizer setting (dB) |               |
|-------|------------------------|---------------|
|       | @2.5GHz                | @5GHz         |
| 0     | 5.1                    | 10.9          |
| R     | 1.9                    | 6.7           |
| F     | 3.5                    | 8.9 (Default) |
| 1     | 6.8                    | 13.1          |

#### Flat Gain Setting:


FGA/B are the selection bits for the DC gain

| FGA/B | Flat Gain Settings |  |
|-------|--------------------|--|
|       | dB                 |  |
| 0     | -3                 |  |
| R     | -1.5               |  |
| F     | 0 (Default)        |  |
| 1     | +2                 |  |

#### -1dB compression point linear Swing Setting:

SWA/B are the selection bits for the output linear swing setting


| SWA/B | Output Linear Swing Settings |  |
|-------|------------------------------|--|
|       | mVppd                        |  |
| 0     | 800                          |  |
| R     | 1200                         |  |
| F     | 1000 (Default)               |  |
| 1     | 1100                         |  |



MICRO-STAR INT'L CO.,LTD

USB 3.1 Gen2 redriver


| Size                             | Document Description | Rev |
|----------------------------------|----------------------|-----|
| Custom                           | MS-7A40..            | 0A  |
| Date: Friday, September 15, 2017 | Sheet 25 of 55       |     |





# PCI EXPRESS x16 Slot


PCIEX1 12V 0.5A  
3.3V weak 375mA




SLOT-PCI164P\_BLACK-2PITCH-RH-51



within 500mil





## SMBus separate circuit





## For HDMI 1.4



## Connector Power




DP CONNECTOR




DP AUX & HPD Circuit





Support HDMI Dongle



ESD



SATA Connector



# M.2 Connector

3.3V@2.5A

H: PCIE2

H: PCIE0

L: SATA

SATA要反接

SATA要反接

KEY M

3.3V@2.5A

## M.2 Switch

L: SATA

H: PCIE2

TYPE2: PCIE/SATA  
TYPE0: SATA

M.2\_DET:  
0:M.2 SATA  
1:M.2 PCIE  
(default)

注意和COa+ name 一樣

L: SATA

H: PCIE0

HW Default








M.2 Insert

SW:


H:M.2 PCIE

L:M.2 SATA

M.2




10uF+0.1uF+0.01uF at one end of socket in support of 3.3 V3V pins 2 and 4.  
10uF+0.1uF+0.01uF at the other end of the socket in support of 3.3 V3V pins 70 and 72.



POWER ON STRAPPING PIN FOR NCT6793/6795


| PIN 6793/6795 NAME |   | Circuit NAME                    | 0                                | 1                                | Strap Point     |
|--------------------|---|---------------------------------|----------------------------------|----------------------------------|-----------------|
| 9                  | UARTA_P80_EN                            | RTSB#                           | DISABLE UARTA80                  | ENABLE UARTA80                   | LRESET          |
| 10                 | UARTB_P80_EN                            | DTRB#                           | DISABLE UARTB80                  | ENABLE UARTB80                   | LRESET          |
| 12                 | TEST1MODE_EN                            | TEST1MODE                       | DISABLE TEST1MODE                | ENABLE TEST1MODE                 | LRESET          |
| 15                 | 6793 test point<br>6795 DDR4_EN         | 6793 test point<br>6795 DDR4_EN | 6793 NA<br>6795 Disable          | 6793 NA<br>6795 Enable           |                 |
| 27                 | 6793 DDR4_EN<br>6795 ESPI_EN            | A20GATE                         | 6793 Disable<br>6795 Disable     | 6793 Enable<br>6795 Enable       |                 |
| 31                 | 2E_4E_SEL                               | RTSA#                           | I/O ADDRESS 2E                   | I/O ADDRESS 4E                   | LRESET          |
| 32                 | 6793 TESTMODE2_EN<br>6795 FANOUT_DEF_EN | DTRA#                           | 6793 disable<br>6795 default 50% | 6793 Enable<br>6795 default 100% | INTERNAL PWROK  |
| 34                 | P80_EN                                  | SOUTA                           | ENABLE Non_PORT80                | ENABLE PORT80                    | LRESET          |
| 69                 | DSW_EN                                  | DSW_EN                          | DISABLE INTEL DSW                | ENABLE INTEL DSW                 | INTERNAL RSMRST |
| 96                 | AMDPWR_EN                               | AMDPWR_EN                       | DISABLE AMD PWR SEQ              | ENABLE AMD PWR SEQ               | INTERNAL RSMRST |
| 103                | TESTMODE_EN                             | WDT#                            | DISABLE TESTMODE                 | ENABLE TESTMODE                  | INTERNAL RSMRST |

Note:  
If PIN34 strapping low, BIOS must programming LPT or GPIO





TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE


## 2. GPIO可以由BIOS切换 PWM/DC MODE



Resever For FIX DC or PWM MODE USE By PM SPEC



Resever For FIX DC or PWM MODE USE By PM SPEC





定義: 外接LED 燈條





----- 彩色 : SIO 6795D-M(128pin) : OB2-7A58001

----- 單色 : SIO 5565(64pin) : B02-5565D04-N62



----- PCB 文字面 (JLED)

----- 手冊 註明接頭支援標準 5050 RGB or 單色 LED 共陽燈條 (12V+/G/R/B) or (12V+/-/S/-) , 燈條總輸出電流限制為3安培 (12 伏特) , 長度限制為2公尺

## JLED




| Color | SIO_LED_R | SIO_LED_G | SIO_LED_B |
|-------|-----------|-----------|-----------|
| RED   | 1         | 0         | 0         |
| GREEN | 0         | 1         | 0         |
| BLUE  | 0         | 0         | 1         |
| WHITE | 1         | 1         | 1         |



### JLED1: RGB LED connector

This connector allows you to connect the RGB LED strip.




### Important





- This connector supports 5050 RGB multi-color LED strips (12V/G/R/B) with the maximum power rating of 3A (12V). Note that the length of the strip shall be no longer than 2 meters, or the LED brightness would become weak.
- Always turn off the power supply and unplug the power cord from the power outlet before installing or removing the RGB LED strip.
- Please use the LED Effect of GAMING APP to adjust, calibrate and control the LED light, refer to the Software section for details.

### AM4 APU Detect LED Circuit


iGPU GPU\_LED1 OFF  
dGPU GPU\_LED1 Always ON





EZ Debug LED




| LED GPIO | GPIO97        | GPIO98                  | GPIO99                  | GPIO100                 |
|----------|---------------|-------------------------|-------------------------|-------------------------|
| 亮        | GPI PULL HIGH | GPO PO LOW              | GPO PO LOW              | GPO PO LOW              |
| 滅        | GPO LOW       | GPO HIGH (default HIGH) | GPO HIGH (default HIGH) | GPO HIGH (default HIGH) |




## RTC & Clear CMOS Circuit









## 5VDIMM FOR DDR




5VDUAL For 3VSB、CPU 1.8V、VDDP




```
| For power 700W solution (only for uP7501+uP7506 for 3VSB solution)|
| The power supply VCC3 delay 12ms after VCC5 assert.              |
| The chip U7501 5VDRV1 work when the VCC5 ready                  |
| (When VCC5 up to 4.2V and the 5VDRV1 delay 6ms assert), but     |
| VCC3 not ready and let the 3VSB sequence fail.                   |
|
```





SIO\_3VA



3VSB cost down



|       |    |
|-------|----|
| S0    | PG |
| <hr/> |    |
| S5    | PG |

[illegible]

CPU VDDP NOT SUPPORT TYPE2

TYPE0\_CPU\_SEL: 1:TYPE 0, 0:TYPE 2

TYPE1\_CPU\_SEL: 0:TYPE 0, 1:TYPE 2

Q37 2N7002D

6.48 TYPE0\_CPU\_SEL VDDP\_SEL1

5.6,23,24,45,48 TYPE1\_CPU\_SEL

TYPE1\_CPU\_SEL: 0:TYPE 0, 1:TYPE 2












CPU VDDP\_SEL: 0:TYPE 2, 1:TYPE 0

| CPU   | TYPE | TYPE1_CPU_SEL | TYPE0_CPU_SEL |
|-------|------|---------------|---------------|
| BR    | 0    | 0             | 1             |
| NA    |      | 0             | 0             |
| SR    | 2    | 1             | 1             |
| RV/ZP | 3    | 1             | 0             |

When you use external buffer  
then you cannot let APU\_PWR\_GOOD pin float  
in any sleep state.  
If you're buffer use 3.3V\_S0 and you need Pull-down 100K  
If you're buffer use 3.3V\_S5 and you don't need PD.


Note:VID Override Circuit

|     |     | BOOT VOLTAGE |            |
|-----|-----|--------------|------------|
| SVC | SVD | Pre_PWROK    | Metall VID |
| 0   | 0   | 1.1          |            |
| 0   | 1   | 1.0          |            |
| 1   | 0   | 0.9          |            |
| 1   | 1   | 0.8          |            |



Vcore: ICC Max 125A  
LL: 1.3 mohm  
OCP: 225A

SOC: ICC Max 75A  
LL: 2.1 mohm  
OCP: 90A



|         | VR53  | VR54  | VC20  | VR58 | VR57 | VR59 | VR60 |
|---------|-------|-------|-------|------|------|------|------|
| Default | Temp  | 6.49k | 10k   | 100p | X    | 0R   | X    |
| VAUXSEN | 5.76k | 1k    | 0.01u | 0R   | X    | 0R   | X    |

MSI MICRO-START INTL CO.,LTD.


Link to the customer

File CPU Power-IR35201 6+2 Phase

Size Document Number MS-7A40

Date: Friday, September 15, 2017 Sheet 42 of 55









MICRO-STAR INT'L CO.,LTD

CPU PWR-CORE-IR3555-PH1-6

| Size                             | Document Description | Rev |
|----------------------------------|----------------------|-----|
| Custom                           | MS-7A40              | 10  |
| Date: Friday, September 15, 2017 | Sheet 43 of 55       |     |

VCCP\_NB 95W TDC:50A EDC:75A  
VCCP\_NB 65W TDC:50A EDC:75A

VCCP\_NB OCP:100A





FOR  
VCCP\_SOC\_S5  
0.9A

TYPE0 Only


S5\_MUX\_CTRL  
HIGH:S0  
LOW: S3/S5

H: +VDDCR\_FCH ALW will track VDDNB  
L: If VDDCR\_SOC<0.775V (OR 0.85V) ,VDDCR\_SOC\_S5 =0.775V.  
If VDDCR\_SOC >= 0.775V (OR 0.85V) , VDDCR\_SOC\_S5 will track VDDCR\_NB




Over Voltage Control IC

0x26:RH=18K,RL=13K



0x2A:RH=OPEN,RL=10K



UPI VOLTAGE CONSOLE

| ADDRESS   | 0x2A | 0x28 | 0x26 | 0x24 | 0x22 | 0x20 |
|-----------|------|------|------|------|------|------|
| RH (KOhm) | OPEN | 3.9  | 3    | 2.2  | 1.3  | 10   |
| RL (KOhm) | 10   | 1.3  | 2.3  | 3    | 3.9  | OPEN |
| BUS_SEL   | 0%   | 25%  | 40%  | 60%  | 75%  | 100% |

FOR CPU 1.8V S5

0.5A




FOR VCCP\_SOC\_S5

0.9A

FOR CPU 1.8V S0

2.0A

0.5A + 2.0A + 0.9A = 3.4A



$I_{limit} = (1/R_{limit}) * S, S=80000, \text{when } VIN=1.8V$   
 $= (1/16) * 80000 = 5.0375A$   
 $T_{ss} = (1/3) * ((V_{out} * C_{ss}) / I_{ss}), I_{ss}=9\mu A$   
 $T_{ss} = (1/3) * ((1.8 * 15n) / 9\mu A) = 1mS$

DDR\_PWRGD --> CPU\_VDDP\_EN  
DDR\_PWRGD --> CPU\_1P8


DDR4 1.2V  
 $15.5A + 4.75A + 0.6A = 20.85A$

15.5A FOR CPU  
 4.75A FOR 2DIMM  
 0.6A FOR DDR VTT

$I_{rms} = I_{out} * \sqrt{D/N - (D)^2}$   
 VCCDDR:  
 $D = V_{out}/V_{in} = 1.2/5 = 0.24$   
 N=Phase number=1  
 $= 20.85A * \sqrt{0.24 - 0.0576}$   
 $= 5.21A$


| VID | Reference Voltage (V) |
|-----|-----------------------|
| H   | 0.675 for 1.232V      |
| L   | 0.75 for 1.369V       |

2V



*I<sub>max</sub>: 20.85A*

OCP:24A




1.2V

# CPU\_VDDP\_S0

1.05V/0.9  
S0:8.5A

OCP=15.45A



TYPE0\_CPU\_SEL:  
1:TYPE 0  
0:TYPE 2

CPU\_VDDP\_EN:  
0:TYPE 2  
1:TYPE 0

6.41 TYPE0\_CPU\_SEL >> G2 CPU\_VDDP\_EN >> CPU\_VDDP\_EN 46

VDDP\_SEL

5.6,23,24,41,45,48 TYPE1\_CPU\_SEL >> G1 VDDP\_SEL

TYPE1\_CPU\_SEL:  
0:TYPE 0  
1:TYPE 2


| CPU   | TYPE | TYPE1_CPU_SEL | TYPE0_CPU_SEL |
|-------|------|---------------|---------------|
| BR    | 0    | 0             | 1             |
| NA    |      | 0             | 0             |
| SR    | 2    | 1             | 1             |
| RV/ZP | 3    | 1             | 0             |

**CPU\_VDDP NOT SUPPORT TYPE2**

AM4\_CPU\_SEL  
0:Type 0/1 1.05V  
1:Type 2/3 0.9V

5.6,23,24,41,45,48 TYPE1\_CPU\_SEL >>



PM\_GPIO\_R9  
1:Type 0/1 1.05V  
0:Type 2/3 0.9V



RL=((Vout-Vref)/Vref)\*R2 ; NB685 Vref=0.6  
==>R1=((1105-0.6)/0.6)\*R2  
==>R2=1.33Kohm


# CPU\_VDDP\_S5

VDDP\_S5  
1.05V/0.9  
S5:1A




R488//R464=1.3139K, Vout=1.056V  
R488=8.06K, Vout=0.9V

2DIMM :1.12A FOR DDR VPP2.5V




1.05V  
S0:5.5A  
S5:0.05A


IMAX 10A  
ILIMIT=10A~12A  
IOC=ILIMIT+40%\*IMAX/2=12A~14A.

$$0.7776\mu H < L < 1.1664\mu H$$


**0.05A**




## 2.5V; 900mA







HEAT SINK




MOS HS(VCORE)



MOS HS(NB)




CPU Socket




RETENTION MODULE

Simulation



MANUAL PART



Optics Orientation Holes

